To sustain the increases in processor performance, embedded and real-time systems need to find the best total schedule time when compiling their application. The optimal acyclic scheduling problem is a classical challenge which has been formulated using integer programming in lot of works. In this paper, we give a new formulation of acyclic instruction scheduling problem under registers and resources constraints in multiple instructions issuing processors with cache effects. Given a direct acyclic graph G = ( V , E ) , the complexity of our integer linear programming model is bounded by O(lV12) variables and U(lEl+lV12) constraints. This complexity is better than the complexity of the existing techniques which includes a worst total schedule time factor.
INTRODUCTION
Current compilers try to take benefit from the instruction level parallelism (ILP) present in nowadays processors. Multiple operations are issued in the same clock cycle to increase the throughput of the executed operations. Completing a computation in the shortest time is a scheduling problem constrained by many factors. The most important ones are the data dependencies, the availability of the hardware features and the memory hierarchy constraints. This latter include the registers constraints and the cache effects. While the registers constraints impose the fact that the number of values simultaneously alive must not exceed the number of available registers, the cache effects are different : in fact, the caches misses are only a source of performance bottlenecks because a miss penalty may staii the processor. l3.wthermore, the cache behavior i s difficult to predict statically, making the verification and optimization of real time appliPermission to make digital or hard copies of all or part of this work for pcrsonal or cIassroom use is granted without fee providcd that copies are not made or distributed for profit or conimercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, lo republish, to post on servers or to rediswihute lo lists. rcquircs prior specific pcrmission andlor a fcc.
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Copyright ACM 2001 1-581 13-364-2/01/04 ... $5.00 cation harder. In our formulation, we give a first approach to handle compulsory (cold start) cache misses where a the memory access operations exhibit some spatial or temporal
The theoretical studies on scheduling reveal that integrating the resources constraints [2] or the registers constraints [4] are two NP-complete problems. Combining scheduling under both the registers and resources constraints become a complex task where the general compilers use some heurietics to get an optimized schedule in polynomial time complexity. However, the embedded and real time systems can require the optimal (best) schedule. We have to write a "good" formulation of the problem in order to reduce the resolution time. Many works have been done using integer linear programming (intLP) models [15, 7,8,9,4, 1, 5,3]. In our work, we present a new formulation of acyclic scheduling such that the complexity of the model generated is lower than these existing techniques while we include some cache optimizations, like we will explain in the end of this paper. Our formulation must reduce the resolution time since we considerably reduce the number of variables and constraints in the generated intLP model. This paper is organized as following. We first present the model of the targeted processors in Sect. 2 and the direct acyclic graph (DAG) to be scheduled in Sect. 3: in our study, we assume heterogeneous FUs, more than one repister type, and delayed latencies of Writing into and reading from registers. The problem of acyclic scheduling is briefly recalled in Sect. 4. After, we define some intLP modeling techniques in Sect. 5. We use these techniques to write our intLP formulation in Sect. 6. We present some achieved work in this field in Sect. 7 and conclude by our remarks and perspectives in Sect. 8. locality [lo] .
PROCESSOR DESCRIPTION
An ILP processor [12] takes benefit from the inherent parallelism in the instructions flow and issues multiple operations per clock cycle thanks to the pipelined execution and the presence of multiple functional units (FUs). An operation can be executed on one (or more) functional units (FU). We model the complex behavior of the execution of the o p erations on the FUs by the reservation tables. We attach to each instruction a reservation table (RT) to describe at which clock cycle a FU is busy due to the execution of this instruction on it. A RT consists of a two-dimensional table, where the number of lines is the latency of the operation, and the columns consists of the set of FUs. Given a RT of an instruction U, RT,,(c,q) = 1 means that U executes on the FU q during the clock cycle c after its issuing.
The target processor P is described by T the set of its registers types (float, int, etc.), its hardware resources, and the set of instructions which execute on these resources. The hardware ressources are the set of the FUs Q = (q1 , . . . , q M } such that Nq is the number of copies of the FU q E Q. We associate to each instruction U its reservation table UT,,.
DAGMODEL
A DAG G = (V, E, 6) consists of a set of operations V , and a set of arcs E which contains the data dependences between the operations with any other precedence constraints. Each operation U has a latency 6(u). We assume one sink operation I in G which reflects the total schedule time : if there is more than one sink node, we add the virtual node I with an arc e from each sink a to I with &e) = lat(a). A valid schedule of G is a positive integer function U which asmciates to each operation U an issue time ~( u ) . Any acyclic schedule U of G must ensure that :
In this paper, we consider that each operation U E V writes into at most one register of a type t E 7. The Finally, we consider that reading from and writing into a register can be delayed from the beginning of the schedule time (VLIW case). We define the two delay functions 6 , t and 6w,t such that : 
ACYCLIC SCHEDULING PROBLEM
A valid schedule U of G is first constrained by the inherent data dependency relations between the operations or any other serial constraints. The target architecture limitations impose other constraints which are the limited number of resources constraints and registers.
Resources Constraints
The resources constraints are simply the fact that two operations must not execute simultaneously on the same FU, i.e. the total number of operations which execute on a FU q during a clock cycle c must not exceed Nq the number of the FU copies. By using the reservation tables, an operation U executes on a FU q during a clock cycle c iff 'RT,,[ca(u),q] = 1. Formally, the resources constraints are.:
Registers Constraints
A value ut E V R ,~ is alive at the first step after the writing of ut until its last reading (consumption). The set of the consumers of a value ut E V R ,~ is the set of the operations which read it :
The last consumption of a value is called the killing date and noted ;
We assume that a value written at a clock cycle c in a register is available one step later. That is to say, if operation U reads from a register at a clock cycle c while operation v is writing in it at the same clock cycle, U does not get U'S result but gets the value that was previously stored in that register. Then, the lifetime interval LT,9 of the value Since the number Rt of available registers of type t is limited in the target processor, we need to find a schedule which doesn't need more than 1Zt registers :
If such schedule doesn't exist, spill code has to be generated,
i.e. we must store some values in memory rather than in registers. Spilling increases the total schedule time because it inserts new operations and the spilled data may cause cache misses. We do not h d l e spill code in this paper.
3 CacheEffects
In the area of fine grain scheduling, the cache effects are rarely taken into account because their behavior M e r from one platform to another. Ftwthermore, reducing the cache effects may require more registers to issue more Operations during the miss stall cycles, and sometimes may require extensive code size expansion due to loop unrolling to exhibit more ILP. To exploit this ILP, the memory load which causes a cache misse must be issued well ahead of the operation which requires the loaded data in order to reduce the cache miss stall cycles to a minimum. The scheduling method used in this paper is based on this technique where we try to cover the compulsory misses if a subset of memory loads access to the same cache line.
Given some memory loads operations accessing the same cache line, the first issued load causes a cache compulsory miss and bring the entire line into the cache, while the subsequent access to the loaded cache line are hits. To fix the ideas, we assume the following scenario. We call a leading cache effect[l4] the penalty for a miss reference, and we note it Ice'. A subsequent reference to the same cache line suffers a trailing cache effect tce due to the latency of fully servicing the miss: the requested data which causes the miss bypass the cache and goes directly from the memory bus to the CPU, while the subsequent hits must wait tce cycles for loading the whole cache line into the cache.
According to above, the cache effects make the memory operations latencies variable according to the schedule. There is an inter-dependence between the schedule and the cache effects. For instance, suppose that three memory loads a, b, c access the same cache line. If a is scheduled before b and c, then this load is an essential (compulsory) miss which can not be eliminated. The latency of a must be set to 6(a) = ice if we want to avoid stalling the processor. To eliminated the trailing cache effects of b and c, we must issue them after the schedule time of a with at least (Ice + tce) clock cycles.
INTEGER LINEAR PROGRAMMING
An integer linear programming problem (intLP) [ll] is to maximize (or minimize) cz subject to Ax = b solve :
with c,c E N" : c 2 0, and A is an (m x n) constraints matrix. This is the standard formulation. In fact, we can use other linear constraints (I, 1, <, >, =).
Logical Operators
Intrinsically, an intLP model defines the conjunctive o p erator A. Given two constraints matrix A and A', saying that z must be a solution for both Ax b and A'c 2 b' is modeled by : Since the dichotomy operator V is associative, we group the constraints two by two from left to right. There is (n -1) 'This latency de ends on the memory access latency and the memory bus {andwidth.
EQUIMINMAX FORMULATION
In this section, we define a new formulation of scheduling problem using integer linear programming (intLP). We named it EquiMinMax because it uses the linear constraints which express the equivalence relation (e) and the functions min, and maxn.
Basic Variables and Objective Function
For any operation U E V, we define an integer variable uu which computes the schedule time. The objective function of our model is to minimize the total schedule time i.e.
Minimize U I
The first linear constraints describe the precedence relations. For any operation excluding the memory access, the latencies 6(u) are known statically. Let K be the set of memory (load) operations in G. The latency of these operations depends on the schedule time since this latter determines if a load is a compulsory miss or not. So, we need to define an integer variable 6, for each load operation representing its latency which is set to a miss penalty Ice iff U is a cache miss, and to a hit latency otherwise. The following precedence constraints are written in the model : 
Maximal Clique in the Interference Graph
The maximum number of values of type t simultaneously alive corresponds to a maximal &que in HI = (VR,~,R), where (ut, U') E Et iff their lifetime intervals interfere (si,u = 1). For simplicity, rather to handle the interference graph itself, we prefer considering its complementary graph Hi = (vR,t,i?i) where ( u t , u t ) E €i iff their lifetime intervals do not interfere (s:,~ = 0). Then, a maximal clique in Ht corresponds to a maximal independent set3 in H i .
To write the constraints which describe the independent sets (IS), we define a binary variable xu ¶ E {0,1} for each value xu ¶ E VR,t such that 2,c = 1 iff ut belongs to an 1s of H:. We must express in the model the following linear constraints : Vt E 7, V couple xu#, z, c E VR,t
We use the linear expressions of the equivalence (++) defined in Sect. ~~ 'It is a subgraph such that there is no two adjacent nodes.
The registers constraints are the fact that any set of values simultaneously alive must not exceed the number of available registers Rt. Thereby, we write in the model :
There is O((T() = O(1) such constraints.
CacheEffects 1
In this section, we show how to model the compulsory cache misses and how they influence the schedule. We start by grouping the memory access operations into subsets K, K , such that all the operations belonging to the same subset To identify which load operation is being scheduled first and causes a miss, we define a variable mi for each subset K, which holds the first (minimal) issue time :
We use the linear expression of minn explained in Sect.
5.2.
There is at most O(1Kl) mi variables. The number of constraints and variables to compute all the mi is bounded by Any memory access operation U E Vii scheduled at time m, must have a miss latency to avoid stalling the processor. We write in the model the linear constraints of: 
Resources Constraints

Conjiicting Graph
The resources constraints are handled by considering for each FU an indirected graph F, = (V, E,) which represents the conflicts between the instructions on a FU q € Q. For any couple of operations, (u,u) E E, iff U and U are in conflicts on q. Any clique in F, represents the set of operations which conflict on q at the same time. So, any clique must not exceed N, the number of copies of the FU q.
We define a binary variable f&, E (0,l) such that f,$ = 1 iff there is a conflict between U and U on the FU q. Given the RT of two operations U and U, we can deduce when a structural hazards occurs on the FU q. The general formulation of the conflicting variables is the disjunction of all the cases where a conflict on the FU occurs.
Let U,,, be the set of clock cycles in the reservation table of U where the FU q is used by U :
The set of all cases where two operations conflicts on a FU q are described by the Cartesian product U,,, @ U:,,. The general formula of the binary conflicting variables 18 then :
We use the linear constraints of equivalences and disjunctions defined in Sect. 5 to write the linear description of this formula in the model. The number of terms in this disjunction depends on IU,,, @ IJU,*l which is a function of the target architecture characteristics (reservation tables and instructions set), and thereby it is constant for the input DAGS.
Maximal Click in the Conflicting Graph
For simplicity, rather than considering the conflict graph F, itself, we use its complementary F: = (V, €; ) such that (U, U) E 8; ifi U and U are not in conflicts on q (f& = 0). Then, a clique in F, becomes an independent set in Fi.
We define a binary variable yi E {0,1} for each operation U such that yi = 1 iff U belongs to an IS of F:. We write in the intLP model the linear constraints of IS :
We use the linear constraints of the equivalence (Sect. solve the acyclic scheduling problem. All these formulations had a complexity which depended on the worst total schedule time T. Indeed, they define a binary variable u , ,~ for each operation U and for each execution step c during the whole execution interval [ O , q . U,,,= is set to 1 iff the operation U is scheduled at the clock cycle c. The complexity of their models waa clearly bounded by O(T x IVl) variables and O(lEl+ T x IV() constraints. In fact, the factor T can be very large in real codes since it depends on the input data itself (critical paths and specified operations latencies). We think that a complexity must depend only on the amount of input data and not on the date itself. Otherwise, the resolution time would not scale very well. For instance, if a memory operation is always a cache miss, then we change its static specified latency to a memory access (-100) in order to better exploit free slots during scheduling. The number of variables and constraints generated with all these techniques is multiplied by a factor of hundred, while the size of our model does not b e anymore.
RELATED WORK AND DISCUSSION
The coefficients introduced by our formulation in the final constraints matrix are all bounded by T and -T, which is the case of the coefficients in the models defined in [l, 4, 5, 41. If T is very huge, the resolution process can be difficult because of computational overflows [Ill. Since EquiMax reduces the size of the model, resolving an EquiMax model is less critical than any one of the cited techniques.
CONCLUSION
In this work, we give an intLP formulation of the o p timal scheduling under resources and registers constraints with cache effects. The FUs can have a complex and heterogeneous usage pattern and are modeled by reservation tables. We handle multiple registers types and delayed read from and write into the registers. In this work, we reduce the cache effects caused by the compulsory misses. The complexity of our model is polynomial on only the size of the input DAG. Theoretically, our formulation must reduce considerably the exact resolution time. In the future, we will try to model the capacity and confiict misses and extend our formulation to cyclic scheduling (software pipelining), where the lifetime intervals of the values and the resources usage patterns become cyclic.
